SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
- 4h 11m
- Chris Spear
- Springer
- 2006
Filled with extensive code examples and detailed explanations, this book teaches readers how to use the power of the new SystemVerilog testbench constructs plus methodology without requiring in-depth knowledge of OOP or Constrained Random Testing.
